Inventor, Direct Write Design Flow Architect
Experience | Masters in EE plus 5 years relevant experience
Attitude | "Impact the world"
Location | Saratoga, CA
Description
The ideal candidate possesses both deep ASIC design skills, as well as a comprehensive understanding of RTL-GDSII design flows and software. The candidate must be an expert in synthesis and physical synthesis with ability to take designs all the way to tape-out. Direct write design flows encompass a unique set of design for manufacturability constraints. The job requires creative and practical problem solving that can be embedded into systemic processes. An analytical, benchmark-based approach that yields optimal and repeatable results will help us enable maskless SOCs.
Please email us if you're interested.
<< Back
E-Beam News
EDN: Announcement by D2S completes the picture for Fujitsu maskless e-Shuttle
GSA Forum: Enabling the Long Tail of SOCs
SCD Source: Startup preps e-beam lithography for SoCs and ASICs
EE Times: Fujitsu, Advantest form e-beam venture
EE Times: E-beam litho ready to rise again, says Vistec
EE Times: Startup Multibeam enters maskless lithography race
Semiconductor International: Mapper Demos Massively Parallel E-Beam Lithography